Career Search

Custom Search

TATAELXSI" Requirements of Semicon-Circular

send resume to   Kiran Kumar <kirankv@tataelxsi.co.in>




Job Title: RTL Design Engineer

 

Job Code:

SM001

Job Location:

Bangalore

Number of Open Positions:

7

Experience:

3-7 Years

Job Description:

Will be responsible for defining micro-architecture, RTL design and coding, testing and implementing for FPGA or ASIC

Mandatory Skills:

RTL Design,ASIC / FPGA, Synthesis / STA, DFT
Synopsys / Cadence Tool

Job Title: RTL Verification Engineer

 

Job Code:

SM002

Job Location:

Bangalore

Number of Open Positions:

8

Experience:

3-7 Years

Job Description:

Will be responsible for defining test bench architecture, verification planning, test case planning.
Will be responsible for test bench coding, test case coding, simulations, coverage analysis

Mandatory Skills:

Verilog Verification (NOT SystemVerilog or Specman)
SoC Verification - ARM / Tensilica / Xtensa Processor based SoCs
Gate Level Simulation using Mentor / Cadence / Synopsys Tools

 

Job Title: Verification

 

Job Code:

SM003

Job Location:

Bangalore/Malaysia

Number of Open Positions:

10

Experience:

3-7 Years

Job Description:

Verification of Complex Ips, Onsite opportunity , Full chip Experience

Mandatory Skills:

Verilog/VHDL Language Proficency
One of the HVLs - Specman, System Verilog, Vera
One of the Methodologies – OVM, VMM, eRM, C based Verification at SoC Level
Experience in Protocols like USB, PCIe, DDR

 

Job Title: Project Leader / Team Lead for Analog / Mixed signal Circuit Design

 

Job Code:

SM004

Job Location:

Noida

Number of Open Positions:

10

Experience:

3-10 Years

Job Description:

Circuit Design of Analog Circuits such as OPAMPS, Data Converters (ADC/DAC), Power Management Circuits (LDOs, DC-DC Converters), Phase Locked Loops (PLLs)

Mandatory Skills:

Expertise in EDA tools. Spectre & H-Spice simulators, Exposure to
Virtuoso Layout Editor
Exposure to both Bipolar & CMOS technology
Tapeout Experience of medium to fairly large complex analog designs
Silicon Results analysis & back annotation with simulation results

 

Job Title: Project lead / Team Lead for Analog / Mixed signal Full Custom Layout Design

 

Job Code:

SM005

Job Location:

Noida/Bangalore

Number of Open Positions:

3

Experience:

3-10 Years

Job Description:

Layout Design of Analog circuits such as Op-Amps, Regulators, ADC, DAC, Power Management ICs, PLL, IO Cells, Logic Circuits, Memory Cells etc.

Mandatory Skills:

Exposure to both Bipolar & CMOS Technolgy
Expertise in Block Level & Full Chip Physical Design Verification ( DRC/LVS/RCX)
Expertise in EDA tools for Layout Design :Virtuoso, L-Edit, Assura , Calibre
Tapeout Experience of Medium to Large Complex Analog Designs
Knowledge of Silicon Results Analysis & Back annotation with layout issues

 

Job Title: Design Engineers for Analog / Mixed signal Full Custom Layout Design

 

Job Code:

SM006

Job Location:

Noida/Bangalore

Number of Open Positions:

5

Experience:

3-10 Years

Job Description:

Layout Design of Analog